C-Net Week #03 31 октября 1997

Железо

Iron - Heart Speccy - is its microprocessor.

              ° ° ° ° ° ° °

             ° ° ° ° ° ° ° °

                                    ° ° ° ° ° °

             _ _ _ ___ _ ° ° ° ° ° ° °

            (- '/) (-' __ <(_) ° ° ° ° ° ° ° °
---------------------------------- ° ° °

                                     ° °

                                      ° °

                                      ° ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 
■ ■ 

                                             √ √ √ √ √ √ √ √ √ 
√ √ √ √ 

The last time we promised to publish the infa for connecting
setting kempston Bat and coping with it certain problems.
This material is undertaken to prepare Sir Denis, but due to 
the fact that he had to abruptly disappear from the city, the 
material did not fell into my hands. : (Although he assured me 
by phone that article is really napisana.Nu Well sorry, but I 
sincerely I hope we'll read it in the next issue of our 
newsletter. 

 But today, I would like to draw attention to the heart
Speccy - is its microprocessor.

        Scheme / conditional graphic /


      M1 <27 ° 30> A0

      MREQ <19 ° CPU 31> A1
 1 IORQ <20 ° ... 5

      RD <21 ° 40> A10

      WR <22 ° 1> A11

      RFSH <28 ° 2> A12

      HALT <18 ° ...

      WAIT 24> ° 5> A15
 2 INT 16> ° <14> D0

      NMI 17> ° <15> D1

      RESET 26> ° <12> D2

      BUSRQ 25> ° <8> D3 6
 3 BUSAK <23 ° <7> D4

      FTAKT 6> ° <9> D5

      11 +5 B> ° <10> D6
 4 (BODY) 29> ° <13> D7

Fuktsionalnye blocks:
-------------------- 1.Upravlenie system
2.Upravlenie CPU
3.Shina CPU
4.Obschy
5.Adresnaya bus
6.Dannye

        Scheme CPU / PCB layout /



       January 1940 A11 A10

       A12 February 1939 A9

       March 1938 A8 A13

       A14 April 1937 A7

       A15 May 1936 A6

        C June 1935 A5

       D4 July 1934 A4

       D3 August 1933 A3

       D5 September 1932 A2

       October 1931 D6 A1

       Ucc November 30 A0

       D2 December 1929 Uss

       D7 13 28 RFSH

       D0 14 27 M1

       D1 15 26 RESET

       INT 16 25 BUSRQ

       NMI 17 24 WAIT

       HALT 18 23 BUSAK

       MREQ 19 22 WR

       IORQ 20 21 RD


Comments:
-----------
A0-A15 Address Bus / Address bus

D0-D7 Data Bus / data bus
__
M1 Machine Cicle 1 / Machine Cycle 1
____
MREQ Memory Request / Request Memory
____
IORQ Input / Output Request / Request I / O
__
RD Read / Reading
__
WR Write / Record
____
RFSH Refresh / Regeneration
____
HALT Halt State / Status ostonova
____
WAIT Wait / Request pending
___
INT Interrupt Request / Interrupt request
___
NMI Non Maskable Interrupt / Nemaskeruemy interrupt request
_____
RESET Reset / Reset
_____
BUSRQ Bus Request / Request access to the bus
_____
BUSAK Bus Acknowledge / Granting access to the bus

C Clock / Tact

Ucc Plus power supply

Uss Ground potential